Abstract: A dual two-level inverter fed open-end winding induction motor drive is proposed in this paper. A total of 64 voltage space phasor combinations are possible in this scheme since each inverter produces eight voltage space phasors. The scheme produces voltage space phasor locations similar to that of a three-level inverter except that in a three-level inverter the seriwconnected DC link capacitors carry the load current, which results in undesirable fluctuating voltage space phasors. Also, a three-level inverter requires a bulky DC link capacitor. In the proposed scheme the DC link capacitor carries only the ripple current and hence the voltage space phasor fluctuations are absent. A PWM switching strategy aimed at suppressing the zero sequence currents is proposed, using auxiliary switch-assisted neutral generation.
I introduction
Recent strides in power semiconductor technology have produced switchng devices capable of switching at hgh speeds and at a hgh power level. PWM voltage source inverters are being used extensively in industrial applications owing to their control flexibility and acceptable harmonic spectrum. High frequency switching is generally not attempted in high power applications because of the high switching loss. Multilevel configurations have been suggested for reducing the harmonic content of the inverter output at low switching frequency for hgh power applications [I] . In multilevel configurations, the power circuit complexity and cost increase with the number of the output levels [l-31. In conventional multilevel inverters, different voltage levels are obtained using tapped capacitors, and the voltage space phasor fluctuates with load current changes because the DC link capacitors carry load currents. Multilevel inverters with seriesconnected H-bridges have been suggested for high-resolution voltage phasor generation [4] . However, the power circuit components and the complexity of gate drive circuit increase with such circuit configurations. A combination of two two-level inverters with half the DC link voltage (when compared to a conventional single inverter scheme) with an open-end winding for a three-phase induction motor produces space phasor locations similar to that of a three-level inverter [5, 61. However,  in these schemes, transformer isolation or harmonic filters are needed to suppress the zero sequence currents [5, 61. In this scheme [6] , the individual inverter switching frequency is equal to half of the motor phase switching frequency, resulting in low inverter switching with reduced power circuit complexity compared with multilevel inverter-based schemes.
In this paper, a circuit configuration has been proposed for the open-end winding induction motor drive, eliminating the necessity for bulky harmonic filters or an isolation transformer to suppress zero sequence currents. The proposed PWM strategy is based on the observation that certain voltage space phasor (combinations will not produce zero sequence voltages and hence zero sequence currents. In other cases zero sequence currents are suppressed by inhibiting a return path for these triplen harmonic currents by creating an isolated switching neutral [7] . It is also ensured that each inverter is switched equally in each cycle of the motor phase voltage.
Dual inverter fed induction motor with open-end winding
The schematic of the dual voltage source inverter fed threephase induction motor with open-end winding is shown in Fig. 1 . ua,>, vb'ho, v , are the pole voltages of inverter 1. u,~,, uh',,, v c~o are the pole voltages of inverter 2. Space phasor locations from individual inverters are shown in Fig. 2 . Space phasor combinations from the two inverters are shown in Fig. 3 .
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In Fig. 3 /OAl represents the DC link voltage of individual inverters, and is equal to VDc/2, while lOGl represents the DC link voltage of an equivalent single inverter drive, and is equal to VDc. A total of 64 space phasor combinations are possible from the dual inverter configuration, as each inverter is capable of assuming eight states independently of the other. For the primitive scheme shown in Fig. 1 , a significant triplen harmonic content in the inverter phase currents is expected because of the lack of an isolated neutral point.
The triplen harmonic content in the phase voltage in the dual inverter scheme shown in Fig. 1 depends on the space phasor combinations used [5, 61. The triplen harmonic content in the phase voltage in this scheme from different space phasor combinations is shown in Table 1 .
There are 20 space phasor combinations with a third harmonic contribution of zero (Table I) . If these space phasor combinations are used exclusively, the magnitude of the fundamental component is reduced (Fig. 3) . However, by giving an additional boost to the D C link voltage it is possible to obtain the rated phase voltage of the motor from the dual inverter configuration. The required value for the DC link voltage may be obtained by determining the maximum phase voltage that can be obtained from the voltage space phasor with a length equal to the radius of the circle inscribed in hexagon HJLNQS (Fig. 3) .
Dual inverter with auxiliary switches
The proposed power circuit schematic is shown in Fig. 4 . Auxiliary switches SWI to SW, are bidirectional, inserted to block the triplen harmonic currents by creating a switched neutral for certain space phasor Combinations. From Table 1 , it may be observed that there are certain space phasor combinations that would not contribute to the zero sequence voltages (ex: 1-5' , 2 4 / , etc.). For these combinations, SW, to SW, may be closed without zero sequence currents resulting. Other combinations that may be used are the ones with a zero state at one end of the load phase (ex: 7 4 ' , %3' , etc.). When one of the inverters is clamped to a zero state (+ + + or ---), auxiliary switches connecting that inverter to the DC bus are opened, creating an isolated switched neutral. Under these conditions the zero sequence currents cannot flow for lack of a return path, but for positive and the negative sequence currents (where i , + ih + i , = 0), the return path is provided by the zero-state switched inverter. It may be observed that the rest of the space phasor combinations cannot be used in tlus strategy (ex: I d , 2-3' , and 5-5' , etc.), as these combinations do not contain a zero state for any of the inverters and hence 
I definitions
The 64 voltage space phasor locations form the vertices of 24 equilateral triangles, referred to as 24 sectors (Fig. 3) . Six adjacent sectors together form a hexagon. Six such hexagons can be identified with their centres located at A, B, C, D, E and F, respectively. In addition, there is one inner hexagon with its centre at 0. As the space phasor combinations at the vertices of the outer hexagon 'GIKMPR ( Fig. 3 ) are not to be used in the proposed PWM strategy, alternative numbering has been assigned to the sectors as shown in Fig. 5 . For the remaining part of this paper, the equilateral triangles numbered 1 to 6 are referred to as inner sectors. The equilateral triangles numbered 7 to 12 are referred to as middle sectors. The obtuse-angled isosceles triangles numbered 13 to 18 are referred to as outer sectors (Fig. 5 ). The reference voltage space phasor for the space vector modulation is denoted as 8 , .
The angle subtended by u,, with the positive a axis is denoted as a (Fig. 5) . The symbols T, and T,; respectively, denote the time duration for which the active vectors along the trailing edge and the leading edge of a sector (in which the tip of the reference voltage space phasor is situated) are switched to realise the reference voltage space phasor.
Proposed switching strategy and PWM pattern
Sub-hexagons, sectors and timing
Sector identification and sampling time period
To implement the PWM pattern, the triangular sector in which the tip of the reference space phasor is situated is identified, together with the subhexagon containing it. Sector identification is based on level comparators along ja, jb and j c axes, which are perpen$c$ar to t@ a, b and c axes, respectively [6] . Symbols vJu, v,b and v,,, denote the projections of us, onto theja, jb and the j c axes, respectively. It may be verified that the tip of us,., the reference voltage space phasor, is situated in sector 1 if:
An inspection for the affirmation of the above condition helps to confirm whether the tip of us, is situated in sector 1. A similar procedure is adopted for the identification of the other sectors.
The PWM strategy adopted is based on whether the tip of the reference voltage space phasor is situated in the inner sectors (1 to 6), or in the middle sectors (7 to 12) or. in the outer sectors (13 to 18, Fig. 5 ). In the following Sections the PWM strategies adopted for the above three cases are explained. Each cycle of the load phase voltage is divided into 48 equal subintervals. Each subinterval duration corresponds to sampling interval Ts. This division is maintained for the entire modulation range with V/f as control. The rated frequency of the induction motor corresponds to the maximum value of the magnitude of the reference voltage space phasor on the boundary of modulation (radius of the circle inscribed in the hexagon HJLNQS, Fig. 5 ).
Space phasor based PWM switching strategy for inner sector::
If the tip of the reference voltage space phasor lies in the inner hexagon with centre at 0 (Fig. 5) , a space phasorbased scheme as suggested in reference [8] is adopted. In this scheme a space phasor-based PWM strategy is proposed, based on the instantaneous values of reference voltages of the a, 6, c phases only. The symbols rJ,, Tgb and TcJc, respectively denote the time duration for whch each of the phases for a given inverter is connected to the positive bus of that inverter in a sampling time period T, and are referred to as inverter leg switchmg timings. This method is extended for the dual inverter scheme (for PWM pattern generation in inner sectors 1 to 6) by clamping an inverter at one end of the load phase while the inverter at the other end is switched. For example, inverter 1 is clamped to a zero state (state 8 or state 7) for ;i given sampling time period, while inverter 2 is switched in such a way that there is only one switching for each subinterval of that sampling time period (ex: 8'-5'4'-7'). During the next sampling time period inverter 2 is clamped to a zero state while inverter 1 is switched. This ensures that each inverter is switched for the same duty in one cycle of the load phase voltage. This switching strategy also ensures that each inverter is switched for 4 2 times with half the DC-link voltage compared to a conventional single inverter scheme switching for n times in one cycle of the load phase voltage. The actual switching time for each inverter leg is obtained in the same way as that of the single inverter scheme [8] . Table 2 gives a detailed description of the switching sequence. It may be noted that, corresponding to the sampling time interval a = 0, inverter 1 is clamped to the state 8 while inverter 2 is switched through states 8'-5'4'-7'. It may also be seen that, corresponding to the sampling time intervals a = 7.5" and M = 15", inverter 2 is clamped to state 7', while inverter 1 is switched through states $1-1-2-7 and 7-2-1-8. When M = 22.5", inverter 1 is clamped to state 8 and inverter 2 is switched through 7 ' 4 4 -8 ' . It may therefore be observed that, in a duration of four sampling time intervals, each inverter is switched for two sampling time intervals: ensuring an equal duty for both inverters.
Mapping middle sectors and outer sectors into the inner hexagon
The outer sectors are isosceles triangles (not equilateral triangles as in the case of the inner sectors 1 to 6) because the inverter switching vector locations G, I, K, M, P, R (Fig. 6) are forbidden in the proposed PWM strategy. In Fig. 6 , reference voltage vectors OV1 and OVz at two different time instants are shown with their tips lying in sectors 13 and 8, respectively. In sector 13 vector OV1 can be generated using vectors OA and AV,. Vector OA can readily be obtained from the appropriate space phasor combinations from the individual inverters (Fig. 5) . Vector AVl is not directly available from the space phasor combinations (Fig. 5) and hence is generated from adjacent active switchng vector locations using volt-sec balance. In sector 13 vector AVl can be realised by switching between vectors OA, OH and 0s for periods To, T I and T2, respectively, in a sampling period T,. Periods TO, T I and T2 for vector AV1 in sector 13 can be found out by mapping vector AV1 to OV; by shifting point A to 0. By shifting point A to 0, the outer isosceles triangle ASH is mapped to an inner isosceles triangle OFB (Fig. 6) . Similarly, sector 8 can be mapped to inner sector 3 by shfting point B to 0. In this case, vector BV2 gets mapped to OV;. Adopting this procedure, all middle sectors (7 to 12) can be mapped into the corresponding inner sectors, and all outer sectors (13 to 18) can be mapped into the corresponding inner isosceles triangles.
Space phasor based PWM switching strategy for middle sectors
By shfting the centres of subhexagons A to F to point 0 using an appropriate coordinate transformation, middle sectors 7 to 12 get mapped to a corresponding inner sector (1 to 6). Once the mapped inner sector is identified, switching periods for individual legs (TLlcl, T,, and T,J for both the inverters may be obtained using the procedure outlined in reference [8] . There exists an explicit relationship between the inverter leg switching timings (Tclc,, T,!, and Tg,) and the space vector switching timings (TO, TI and T2), depending upon the sector of the inner hexagon in which the tip of the transformed reference space vector OV; is situated. Using these relationshps, the space vector switching timings To, TI and T2 can be determined from the inverter leg switching timings T,,, Tgh \and Tqc. For example, if the tip of OV2 is situated in sector 7, subhexagonal centre A is shifted to 0 if 0" < a < 30" mapping sector 7 to sector 2 in the inner hexagon. If 30" < a < 60", to ensure that the nearest subhexagonal centre is mapping sector 7 to sector 6 in the inner hexagon. It may easily be verified that:
when sector 7 is mapped to sector 2 and (26) TO = 2Tqb; TI = Tic -T j b ; T2=Tgu -Tqc when sector 7 is mapped to sector 6 A similar procedure is adopled when the tip of OV2 is situated in sectors 8 to 12. 
Space phasor based PWM switching strategy for outer sectors
The procedure outlined for the middle sectors may be extended further to the outer sectors. The outer sectors are obtuse-angled isosceles triangles (Fig. 6 ) and may be mapped into the inner hexagon by shifting the centres of the respective subhexagon centres to point 0. For example, if the tip of the reference voltage space phasor is situated in sector 13 (Fig. 6) , a co-ordinate transformation to shift the subhexagonal centre A to 0 1 maps sector 13 (ASH) into sector OFB. As a consequence, vector AVl is mapped to vector OV',. Switching periods To, TI and T2 for realising vector OV: in sector OFB may be determined using the volt-sec balance. In the analysis presented in Appendix 8, l0V; I is denoted by lvir I and LAOV', = 4. It may be seen (Fig. 6 ). The symbols v:, vi and uC denote the instantaneous values of the actual reference phase voltages and are obtained by projecting the tip of the actual reference voltage space phasor OV1 onto the respective phase axes and multiplying by a factor of (2/3). Similarly, symbols v,, UI, and v, denote the instantaneous values of the modified reference phase voltages and are obtained by projecting the tip of the mapped reference voltage space phasor OV; onto the respective phase axes and multiplying by a factor of (2/3). The factor of (2/3) arises out of the conventional a-P to abc transformation, 
Over-modulation
When the reference vector is located outside the hexagon HJLNQS (Fig. 5) Experimental results for lusrl = 0 . 4 v~~ are presented in Figs. 7 and 8. In this case, the tip of the reference voltage space phasor v,, is confined to the inner sectors (i.e. sectors 1 to 6, Fig. 5) . Fig. 7 shows the actual motor phase voltage waveform obtained experimentally. The motor phase current waveform obtained experimentally is shown in Fig. 8 . It is a familiar waveform in the literature and it is known that this waveform does not contain the harmonics of the triplen order. Elimination of the triplen harmonic components in (Figs. 9-12 ). In this case, the tip of the reference voltage space phasor is situated either in the middle sectors (7 to 12) or in the outer sectors (13 to 18, Fig. 5 ). Fig. 9 shows the pole voltages (uao and u,~,) of the individual inverters (top and bottom traces), while the middle trace shows v(d, the difference of these two pole voltages. All the traces of Fig. 9 have been obtained from the gate drive signals of the two inverters. Figs. 10 and 11, respectively, show the actual inverter voltage waveform and the motor phase current at no-load. The harmonic spectrum of the actual motor phase voltage (shown in Fig. 10 ) is shown in Fig. 12 . The absence of the triplen harmonics in the harmonic spectrum of the motor phase voltage (Fig. 12) shows the capability of the proposed power circuit topology and the PWM strategy to eliminate the triplen harmonic components. Figs. 13-16 show the experimental results (v,,-vd0) containing triplen harmonic components (middle trace) (Fig. 5) . In t h s case the tip of the reference voltage space phasor is forced to trace the hexagon HJLNQS (Fig. 5) as explained in Section 4.7, During overmodulation, space vector combinations at Nornzalised liurmonic spectrum of vod and motor phase (Fig. 5) , used for the PWM generation, will not contribute to triplen harmonic components (Table 1) . Consequently, it is expected that Vud does not possess any triplen harmonic content in this case. The top and bottom traces of Fig. 13 show the pole voltages of individual inverters v , , and vdo, respectively, while the middle trace shows v,,i, the difference of these pole voltages. Figs. 14 and 15, respectively, show actual motor phase voltage and motor phase current. It may be observed that the waveform of v,d (middle trace, Fig. 13 ) is identical to the motor phase voltage (Fig. 14) . Thus, it is evident that experimental results are in agreement with theoretical assertion that the triplen harmonic content in v d in this case is zero.
Thus, for the dual-inverter fed open-end winding induction motor, triplen harmonic elimination has been achieved using proposed power circuit topology and the associated PWM scheme (auxiliary switch assisted neutral generation). The power circuit topology obviates isolation transformers or harmonic filters that are bulky and expensive. (ii) A PWM switchng strategy aimed to suppress the triplen harmonic currents is also proposed, eliminating the need for bulky harmonic filters or isolation transformers. (iii) The elimination of triplen harmonic currents is achieved by generation of a switched neutral using bidirectional auxiliary switches. (iv) In the proposed power circuit, each inverter switching frequency is half that of the motor phase switching frequency.
(v) The DC link capacitors carry only ripple current and not load current. Hence split-level voltage fluctuations are avoided in the proposed scheme, when compared to a conventional three-level inverter.
(vi) A simple space phasor-based PWM scheme is proposed, which requires only the instantaneous sampled values of the reference phase voltages for gate drive signal generation over the entire speed range. (vii) The switchng patterns are so devised that in each inverter only one leg is switched during a subinterval of the sampling period T,.
(viii) However, this scheme requires four bidirectional switches (each switch consisting of four diodes and one IGBT) and thus four additional gate drive circuits. 
8.7
From Fig. 6 , the eqn. for the volt-sec balance is given by:
Iv,~,.~@.~ = (VDc/2)i -60°.Tj + (V0c/2)160°.T2 (6) whereIvi71cos$=v, and IuL,lsin$=vg (7) with the constraint TI + TI + To = T,
From the conventional a-P to ubc transformation, following
(31, u, = (3/2)v, and up = (v5/2)(ub -v,)
There is an additional constraint arising out of the threephase system:
From (6) to (lo), it may be shown that:
and In a similar way, expressions for T I and T2 in the other outer sectors (14 to 18) may be determined by mapping these sectors into the corresponding inner sectors for any set of instantaneous reference phase values vu*, vb* and v,*.
Timing duration To is determmed from (8). Expressions for
T I and T2 in all the sectors have been presented in Table 4 .
(1 1 TI = 2C, (vu -vb) 
